


CuFlow - code not CAD


James Bowman - Excamera Labs June 24, 2021

About the slides










▶ in Excel!▶ janky script

on paper

Schematics are unsuitable for digital circuits




CAD tools are a lot of work




What would be better?





Python, shapely, Gerbers






Fast

```
fpga ep0.goto(clk).wire()
brd.addnet(fpga_ep0, clk)
p fl f = cu.W25064J(brd.DC((35, 23)).left(45))
fl2 gspi = p fl f.escape1()
def ldo(p):
    r = cu.S0T223(p)
   p.goxy(-2.3/2, -5.2).w("r 180")
    cu.C0603(p, val = '4.7 uF', source = {'LCSC' : 'C19666'})
    p.forward(2)
   pa = cu_1 \cdot C0603(p_1, val) = '22 \cdot uF', source = {'LCSC': 'C159801'}) pads
   pa[0].w("l 90 f 3").wire(width = 0.4)
    pa[1].w("r 90 f 3").wire(width = 0.4)
    return (r, r.escape())
(ldo12, (t, )) = ldo(brd.DC((12, 6)).right(90))
t.outside().fan(1.0, 'GL3')
ldo12.mfr = 'LM1117S-1.2'
Ido12.source = {'LCSC': 'C126025'}
p = brd.DC((25, 6)).right(90)
(ldo33, (, vcc)) = ldo(p)
ldo33.mfr = 'ZLD011170G33TA'
1do33.source = {'LCSC': 'C326523'}
vcc.fan(1.5. 'GL3')
# Connect the LVDS pairs
for b in range(4):
    fpga lvds[b].w("f 0.5 l 45").forward(b + 1).w("l 45 f 3").wire()
    hdmi lvds[b].w("f 0.5").wire()
# [h.meet(f) for (h, f) in zip(hdmi lvds, fpga lvds)]
[f.meet2(h) for (h, f) in zip(hdmi_lvds, fpga_lvds)]
fpga p0.w("f 2.5").meet(p0)
fpga_p1.w("f 2.5").meet(p1)
fpga p23.right(90).wire()
(fpga p2,fpga p3) = fpga p23.split(8)
# fpga p2.w("r 45 f 1 l 45").wire()
fpga p3.w("f 2").wire()
                                                           188.5
                                                                         66%
```


asc = cu.0sc 6MHz(brd.DC((9.9. 30.7)).right(0))

clk = osc.escape()

Escape Rivers

























You have no autorouter, you loser

